


## P-Channel Enhancement Mode Field Effect Transistor

### ● Features

$V_{DS}$  (V) = -20V,  
 $I_D$  = -2A ( $V_{GS}$  = -4.5V)  
 $R_{DS(ON)} < 120\text{m}\Omega$  @  $V_{GS}$  = -4.5V  
 $R_{DS(ON)} < 150\text{m}\Omega$  @  $V_{GS}$  = -2.5V  
SOT23 Package

### ● Pin Configurations




MARKING:A1SHB

### ● General Description

These P-Channel enhancement mode field effect transistors are produced using high cell density, DMOS technology.

### ● Package Information



### ● Absolute Maximum Ratings @ $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	$V_{DSS}$	-20	V
Gate-Source Voltage	$V_{GSS}$	$\pm 12$	V
Drain Current (Continuous)	$I_D$	-2	A

	T <sub>A</sub> =70°C		-1.8	
Drain Current (Pulse)		I <sub>DM</sub>	-7	A
Power Dissipation	T <sub>A</sub> =25°C	P <sub>D</sub>	1	W
Operating Temperature/ Storage Temperature		T <sub>J</sub> /T <sub>STG</sub>	-55~150	°C

● Electrical Characteristics @T<sub>A</sub>=25°C unless otherwise noted


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>ON/OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = -250μA	-20	--	--	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = -20 V, V <sub>GS</sub> = 0V	--	--	-1	μA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = -250μA	-0.4	-0.65	-0.9	V
Gate Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±12V, V <sub>DS</sub> = 0V	--	--	±100	nA
Drain-Source On-state Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -2A	--	88	120	mΩ
		V <sub>GS</sub> = -2.5V, I <sub>D</sub> = -1A	--	120	150	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> = -5V, I <sub>D</sub> = -2.8A	--	6.5	--	S
Diode Forward Voltage	V <sub>SD</sub>	I <sub>SD</sub> = -1.6A, V <sub>GS</sub> = 0V	--	-0.86	-1.1	V
Max Diode Forward Voltage	I <sub>S</sub>		--	--	-1.6	A
<b>Switching CHARACTERISTICS</b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = -6V, I <sub>D</sub> = -2.8A V <sub>GS</sub> = -4.5V	--	4.9	--	nC
Gate-Source Charge	Q <sub>gs</sub>		--	0.62	--	nC
Gate-Drain Charge	Q <sub>gd</sub>		--	1.07	--	nC
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = -6V, RL = 6Ω I <sub>D</sub> = -1A, V <sub>GEN</sub> = -4.5V R <sub>G</sub> = 6Ω	--	10.1	--	ns
Turn-on Rise Time	t <sub>r</sub>		--	4.76	--	ns
Turn-off Delay Time	t <sub>d(off)</sub>		--	84.1	--	ns
Turn-off Fall Time	t <sub>f</sub>		--	25.2	--	ns
<b>Dynamic CHARACTERISTICS</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = -6V, f = 1.0MHz	--	472	--	pF
Output Capacitance	C <sub>oss</sub>		--	71	--	pF
Reverse Transfer Capacitance	C <sub>rss</sub>		--	51	--	pF

Notes:


1. Pulse width limited by maximum junction temperature.
2. Pulse test: PW ≤ 300μ s, duty cycle ≤ 2%.
3. For design AID only, not subject to production testing.
4. Switching time is essentially independent of operating temperature.

### Typical Performance Characteristics


**Fig.1 Output Characteristic**




**Fig.2 Transfer Characteristics**




**Fig.3 On-Resistance Variation with Temperature**




**Fig.4 Body Diode Forward Voltage Variation with Source Current**






**Fig.5 Gate Threshold Variation with Temperature**



**Fig.6 Capacitance**



**Fig. 7 Gate Charge Waveform****Fig. 8 Gate Charge****Fig. 9 Maximum Safe Operating Area****Fig. 10 Normalized Thermal Transient Impedance Curve**